电子产业
数字化服务平台

扫码下载
手机洽洽

  • 微信小程序

    让找料更便捷

  • 扫码下载手机洽洽

    随时找料

    即刻洽谈

    点击下载PC版
  • 公众号

    电子元器件

    采购信息平台

  • 移动端

    生意随身带

    随时随地找货

  • 华强商城公众号

    一站式电子元器件

    采购平台

  • 芯八哥公众号

    半导体行业观察第一站

Ratiometric Design Overcomes t

2011/6/2 17:49:56;
来源:<a href='http://bbs.hqew.com/viewthread.php?tid=415006' target='_blank'>haojunjie</a> 作者:华仔 浏览:884

标签:

摘要: RatiometricDesignOvercomesthe25%ToleranceofaDigitalPotentiometerBillLaumeisterAbstract:Thisapplicationnoteexplainshowtoeliminatethevoltagechangewhenadigitalpotentiometerisusedasavoltage-dividerinserieswithotherresistors、IntroductionMechanicalandelectronicdigitalpotentiometerstendtohavelooseend-to-endtolerances、Maximdigitalpotstypicallyhavea20%to30%resistancetolerance.Theresistancetolerancecanbep

Ratiometric Design Overcomes the 25% Tolerance of a Digital Potentiometer

 
Bill Laumeister

Abstract: This application note explains how to eliminate the voltage change when a digital potentiometer is used as a voltage-divider in series with other resistors.


IntroductionMechanical and electronic digital potentiometers tend to have loose end-to-end tolerances. Maxim digital pots typically have a 20% to 30% resistance tolerance. The resistance tolerance can be problematic when the digital pot is used as a voltage-divider in series with other resistors. That configuration will result in an unacceptable voltage change over tolerance.

This application note discusses a ratiometric method to convert that resistance tolerance into an acceptable current change. The proposed design also effectively removes the voltage change. In the circuit presented here the voltage output depends only on the ratio of the steps of the pot. The temperature coefficient is better controlled in the design.

Ratiometric Method for the DesignThe design challenge is straightforward: a variable voltage between 3V and 4.5V with a tolerance of 3%. Start with the schematic in Figure 1 and do the math. The digital pot is 50kΩ (25% tolerance); R1 is 16.5K (1%) and R2 is 100K (1%). The 25% tolerance of the pot's end-to-end resistance will dominate in this design.

Figure 1. Basic schematic.
Figure 1. Basic schematic.

Now consider the same design with a different pot. If the pot is 37.5kΩ, the top of the pot is 4.46V and the bottom is 3.25V. Continuing on, if the pot is 62.5kΩ, the top of the pot is 4.54V and the bottom is 2.79V. This basic approach does not solve the changing voltage problem because the pot's end-to-end tolerance is in the circuit.

The next circuit in Figure 2 only uses the pot's ratio.

Figure 2. Alternate design features two voltage references.
Figure 2. Alternate design features two voltage references.

By using two voltage references the tolerances and the temperature coefficient are controlled. The absolute end-to-end tolerance of the digital pot changes the current, but does not affect the voltage. The output voltage is ratiometric; the voltage out depends only on the ratio of the steps of the pot.

Both references use feedback to control the output voltage. R2 (~25K to 50K) ensures that both references source current. Bypass capacitors are discussed in the data sheet for each Maxim digital pot. Some capacitors may be required, depending on the board layout.

Ultimately, an application dictates the system's requirements. Device temperature coefficients can be predicted from the respective digital pot data sheets. The pots also offer a choice of noise specifications. Maxim's complete list of digital pots and voltage references is available on the website.

型号 厂商 价格
EPCOS 爱普科斯 /
STM32F103RCT6 ST ¥461.23
STM32F103C8T6 ST ¥84
STM32F103VET6 ST ¥426.57
STM32F103RET6 ST ¥780.82
STM8S003F3P6 ST ¥10.62
STM32F103VCT6 ST ¥275.84
STM32F103CBT6 ST ¥130.66
STM32F030C8T6 ST ¥18.11
N76E003AT20 NUVOTON ¥9.67
Baidu
map